| 000 | 03252nas|a2200421 i 4500 | ||
|---|---|---|---|
| 005 | 20260817162235.0 | ||
| 008 | 030829s2002 th uzm rtt 00| a1eng d | ||
| 035 | _a.b11896024 | ||
| 099 | 9 | _aAIT Thesis no.ME-02-04 | |
| 100 | 0 | _aKajornsak Julavittayanukool | |
| 245 | 1 | 0 | _aAnalog IC design for contactless smartcard |
| 260 |
_aBangkok : _bAsian Institute of Technology, _c2002 |
||
| 300 | _a143 p. | ||
| 490 | 1 |
_aThesis ; _vno. ME-02-04 |
|
| 500 | _aA thesis submitted in partial fulfillment of the requirements for the degree of Master of Engineering, School of Advanced Technologies | ||
| 502 | _aThesis (M.Eng.) - Asian Institute of Technology, 2002 | ||
| 520 | _aAnalog IC design for contactless smartcard concerns the design of the RF front-end for contactless smartcard. It focuses on designing an analog core to extract power, data and clock signal from RF signal, which is transmitted from the reader. This means the contactless smartcard do not require a battery to operate. The extracted data will be processed by the digital circuit in the card. In addition, the design allows the data from the digital circuit to be transmitted back to the reader. To accomplish the tasks, the core consists of eight important design blocks. They are limiter, rectifier, bandgap reference, shunt regulator, isolator, clock recovery, receiver and transmitter. For completeness of the RF front-end design, antenna design is also included in the study. The designed smartcard is compatible with the ISO 14443 standard. The core is built on 0.35um CMOS technology by Cadence Analog Design Environment IC4.46. The design starts from schematic level to the layout level. The simulation results are satisfied. This study covers only the analog design of the contactless smartcard. Firstly, it introduces the concepts of contactless smartcard and its specifications and requirements. Before designing a circuit, it provides further background of each of the design block. Then the design is explained in details. The results of each design will be discussed. Finally conclusion and recommendations will be shown. | ||
| 650 | 0 | _aLinear integrated circuits | |
| 650 | 0 | _aSmart cards | |
| 700 | 0 |
_aLertsak Lekawat, _eChairperson |
|
| 700 | 1 |
_aItti Rittapom, _eCo-chairperson |
|
| 700 | 1 |
_aApisak Worapishet, _eExamination committee |
|
| 700 | 1 |
_aChumnam Punyasai, _eExamination committee |
|
| 710 | 2 |
_aAsian Institute of Technology-Partial Scholarship, _eScholarship Donor |
|
| 710 | 2 |
_aRoyal Thai Government Fellowship, _eScholarship Donor |
|
| 810 | 2 |
_aAsian Institute of Technology. _tThesis ; _vno. ME-02-04 |
|
| 856 |
_3Full-Text _uhttp://203.159.5.9/ait-thesis/detail.php?q=B07338 |
||
| 907 |
_a.b11896024 _bmnait _cu |
||
| 902 | _a240329 | ||
| 998 |
_b0 _c030829 _dm _ea _fu _g0 |
||
| 945 | _lmnait | ||
| 945 | _lmnarc | ||
| 942 | _c22 | ||
| 942 | _c40 | ||
| 909 |
_aBarcode : 30050120657951 _bCREATED : 2014-03-21 _cRECORD # : i12777092 _dLPATRON : 0 _eLCHKIN : - _f# RENEWALS : 0 _g# OVERDUE : 0 _hIUSE3 : 0 _iTOT CHKOUT : 0 _jTOT RENEW : 0 |
||
| 909 |
_aBarcode : 30050160028162 _bCREATED : 2016-03-17 _cRECORD # : i12894497 _dLPATRON : 0 _eLCHKIN : - _f# RENEWALS : 0 _g# OVERDUE : 0 _hIUSE3 : 0 _iTOT CHKOUT : 0 _jTOT RENEW : 0 |
||
| 999 |
_c4399 _d4399 |
||