000			04303cas|a2200409 a 4500
005			20260818173633.0
008			030919s2003 th uu|m rtt 0| a1eng d
035			_a.b11937452
099		9	_aAIT Thesis no.ME-03-06
100	0		_aJaremeth Pongjit
245	1	0	_aPower-area efficient advanced encryption standard : _bIP core targeting smart card applications
260			_aPathum Thani, Thailand : _bAsian Institute of Technology, _c2003
300			_a63, 2, 4, 8, 9 p.
490	1		_aThesis ; _vno. ME-03-06
502			_aThesis (M.Eng.) - Asian Institute of Technology, 2003
520			_aThe Rijndael Advanced Encryption Standard (AES) is worldwide known as the new latest secret key cryptography. This algorithm was developed to enhance the security of secret information sent through the open channel. In this thesis, AES hardware was implemented using both Xilinx FPGA technology and 0.35-om CMOS standard cell ASIC design. The goal is to propose efficient hardware implementation of the AES Rijndael with a 128-block length of plaintext and secret key. The design was also implemented to support Smart Card Applications, which require a smaller area and less power consumption of the circuit. There were three important parts to construct the AES algorithm including Encryption, Decryption, and Key Expansion. Encryption and Decryption data paths were resourcefully combined and share some resources with one another. Therefore, an order of arithmetic functions was revised, but the proper function still remained. The S-box and Inverse S-box used in the Encryption and Decryption respectively were critical to minimize the cost of circuit area. A composite field technique were proposed to integrate S-box and Inverse S-box and to reduce a multiplicative inverse table Y4 times smaller than a look-up-table method. Using a factoring technique, Mix and InverseMix Columns were merged to the same circuit and also used to perform functions for both Encryption and Decryption. The circuit, then, was implemented by reducing the cost of area. Considering the Key Expansion data path instead of using large memory (176 bytes) to collect the whole sub keys, an on-the-fly key technique was applied to reduce the number of mem01y and deliver the sub keys without storing the entire round keys. The architecture of AES algorithm was presented including 8-bit and 32-bit bus width. Both architectures were applied with the same techniques to reduce the cost of area as stated. The performance of the circuit was expressed in the values of the following parameters; Power Consumption per Operation, Area Time, Area Time Power, and Throughput per Area. In addition, the perfo1mance value of each design was presented by the summation of parameters multiplied by weighting factors. Comparisons of the values of both architectures, which are the result of testing and simulated measurement, indicate that the architecture of 32-bit bus width provides an appropriate high-speed data rate, less power consumption, and small area. Consequently, the 32-bit design meets specifications for Smart Card Applications.
500			_aA thesis submitted in partial fulfillment of the requirements for the degree of Master of Engineering, School of Advanced Technologies
650		0	_aCryptography
650		0	_aData encryption (Computer science)
650		0	_aSmart cards
700	0		_aLertsak Lekawat, _eChairperson
700	0		_aPasin Israsena, _eExamination committee
700	0		_aChumnarn Punyasai, _eExamination committee
710	2		_aRoyal Thai Government Fellowship, _eScholarship Donor
810	2		_aAsian Institute of Technology. _tThesis ; _vno. ME-03-06
856			_3Full-Text _u http://203.159.5.9/ait-thesis/detail.php?q=B08539
907			_a.b11937452 _bmnait _cu
902			_a240422
998			_b0 _c030919 _dm _ea _fu _g0
945			_lmnait
945			_lmnarc
942			_c22
942			_c40
909			_aBarcode : 30050120658058 _bCREATED : 2014-03-21 _cRECORD # : i12777146 _dLPATRON : 0 _eLCHKIN : - _f# RENEWALS : 0 _g# OVERDUE : 0 _hIUSE3 : 0 _iTOT CHKOUT : 0 _jTOT RENEW : 0
909			_aBarcode : 30050160028238 _bCREATED : 2016-03-17 _cRECORD # : i12894904 _dLPATRON : 0 _eLCHKIN : - _f# RENEWALS : 0 _g# OVERDUE : 0 _hIUSE3 : 0 _iTOT CHKOUT : 0 _jTOT RENEW : 0
999			_c90148 _d90148