Power-area efficient advanced encryption standard : (Record no. 90148)

MARC details
000 -LEADER
fixed length control field 04303cas|a2200409 a 4500
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20260818173633.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 030919s2003 th uu|m rtt 0| a1eng d
035 ## - SYSTEM CONTROL NUMBER
System control number .b11937452
099 #9 - LOCAL FREE-TEXT CALL NUMBER (OCLC)
Classification number AIT Thesis no.ME-03-06
100 0# - MAIN ENTRY--PERSONAL NAME
Personal name Jaremeth Pongjit
245 10 - TITLE STATEMENT
Title Power-area efficient advanced encryption standard :
Remainder of title IP core targeting smart card applications
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. Pathum Thani, Thailand :
Name of publisher, distributor, etc. Asian Institute of Technology,
Date of publication, distribution, etc. 2003
300 ## - PHYSICAL DESCRIPTION
Extent 63, 2, 4, 8, 9 p.
490 1# - SERIES STATEMENT
Series statement Thesis ;
Volume/sequential designation no. ME-03-06
502 ## - DISSERTATION NOTE
Dissertation note Thesis (M.Eng.) - Asian Institute of Technology, 2003
520 ## - SUMMARY, ETC.
Summary, etc. The Rijndael Advanced Encryption Standard (AES) is worldwide known as the new latest secret key cryptography. This algorithm was developed to enhance the security of secret information sent through the open channel. In this thesis, AES hardware was implemented using both Xilinx FPGA technology and 0.35-om CMOS standard cell ASIC design. The goal is to propose efficient hardware implementation of the AES Rijndael with a 128-block length of plaintext and secret key. The design was also implemented to support Smart Card Applications, which require a smaller area and less power consumption of the circuit. There were three important parts to construct the AES algorithm including Encryption, Decryption, and Key Expansion. Encryption and Decryption data paths were resourcefully combined and share some resources with one another. Therefore, an order of arithmetic functions was revised, but the proper function still remained. The S-box and Inverse S-box used in the Encryption and Decryption respectively were critical to minimize the cost of circuit area. A composite field technique were proposed to integrate S-box and Inverse S-box and to reduce a multiplicative inverse table Y4 times smaller than a look-up-table method. Using a factoring technique, Mix and InverseMix Columns were merged to the same circuit and also used to perform functions for both Encryption and Decryption. The circuit, then, was implemented by reducing the cost of area. Considering the Key Expansion data path instead of using large memory (176 bytes) to collect the whole sub keys, an on-the-fly key technique was applied to reduce the number of mem01y and deliver the sub keys without storing the entire round keys. The architecture of AES algorithm was presented including 8-bit and 32-bit bus width. Both architectures were applied with the same techniques to reduce the cost of area as stated. The performance of the circuit was expressed in the values of the following parameters; Power Consumption per Operation, Area Time, Area Time Power, and Throughput per Area. In addition, the perfo1mance value of each design was presented by the summation of parameters multiplied by weighting factors. Comparisons of the values of both architectures, which are the result of testing and simulated measurement, indicate that the architecture of 32-bit bus width provides an appropriate high-speed data rate, less power consumption, and small area. Consequently, the 32-bit design meets specifications for Smart Card Applications.
500 ## - GENERAL NOTE
General note A thesis submitted in partial fulfillment of the requirements for the degree of Master of Engineering, School of Advanced Technologies
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Cryptography
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Data encryption (Computer science)
650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Smart cards
700 0# - ADDED ENTRY--PERSONAL NAME
Personal name Lertsak Lekawat,
Relator term Chairperson
700 0# - ADDED ENTRY--PERSONAL NAME
Personal name Pasin Israsena,
Relator term Examination committee
700 0# - ADDED ENTRY--PERSONAL NAME
Personal name Chumnarn Punyasai,
Relator term Examination committee
710 2# - ADDED ENTRY--CORPORATE NAME
Corporate name or jurisdiction name as entry element Royal Thai Government Fellowship,
Relator term Scholarship Donor
810 2# - SERIES ADDED ENTRY--CORPORATE NAME
Corporate name or jurisdiction name as entry element Asian Institute of Technology.
Title of a work Thesis ;
Volume/sequential designation no. ME-03-06
856 ## - ELECTRONIC LOCATION AND ACCESS
Materials specified Full-Text
Uniform Resource Identifier <a href=" http://203.159.5.9/ait-thesis/detail.php?q=B08539"> http://203.159.5.9/ait-thesis/detail.php?q=B08539</a>
907 ## - LOCAL DATA ELEMENT G, LDG (RLIN)
a .b11937452
b mnait
c u
902 ## - LOCAL DATA ELEMENT B, LDB (RLIN)
a 240422
998 ## - LOCAL CONTROL INFORMATION (RLIN)
Operator's initials, OID (RLIN) 0
Cataloger's initials, CIN (RLIN) 030919
First date, FD (RLIN) m
-- a
-- u
-- 0
945 ## - LOCAL PROCESSING INFORMATION (OCLC)
l mnait
945 ## - LOCAL PROCESSING INFORMATION (OCLC)
l mnarc
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type 22-AIT Thesis (Replacement)
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type 40-Archives
909 ## - LOCAL ITEMS USED
Barcode Barcode : 30050120658058
CREATED CREATED : 2014-03-21
RECORD Id RECORD # : i12777146
LPATRON LPATRON : 0
LCHKIN LCHKIN : -
RENEWALS # RENEWALS : 0
-- # OVERDUE : 0
-- IUSE3 : 0
-- TOT CHKOUT : 0
-- TOT RENEW : 0
909 ## - LOCAL ITEMS USED
Barcode Barcode : 30050160028238
CREATED CREATED : 2016-03-17
RECORD Id RECORD # : i12894904
LPATRON LPATRON : 0
LCHKIN LCHKIN : -
RENEWALS # RENEWALS : 0
-- # OVERDUE : 0
-- IUSE3 : 0
-- TOT CHKOUT : 0
-- TOT RENEW : 0
Holdings
Withdrawn status Lost status Damaged status Not for loan Home library Current library Shelving location Date acquired Cost, normal purchase price Total checkouts Full call number Barcode Date last seen Copy number Price effective from Koha item type
      Available for Loans Asian Institute of Technology Library Asian Institute of Technology Library AIT Publications 18/08/2026 50.00   AIT Thesis no.ME-03-06 30050120658058 18/08/2026 3 18/08/2026 22-AIT Thesis (Replacement)
      Available for Loans Asian Institute of Technology Library Asian Institute of Technology Library Archives 18/08/2026     AIT Thesis no.ME-03-06 30050160028238 18/08/2026 1 18/08/2026 40-Archives
คัดลอกแล้ว!